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Absfrucf - In  this paper a low-voltage two-stage O p  Amp is 
presented. The O p  Amp features rail-to-rail operation and has an  
@put stage with a constant transconductance (%) over the entire 
common-mode input range. The input stage consists of an  n- and 
a PMOS differential pair connected in parallel. The constant gm 
is accomplished by regulating the tail-currents with the aid of an  
MOS translinear (MTL) circuit. The resulting gn is constant 
within 5% 
The common-source output stage employs a feedback circuit 
which also contains an  MTL circuit. This feedback circuit ensures 
class AB operation and prevents the transistors in the output stage 
from cutting off. 
The O p  Amp will be realized in a semi custom CMOS process 
with minimum channel lengths of 1Opm. Simulations show that 
the minimum supply voltage is less than 2.5 V. A unity gain 
bandwidth of 550 kHz and a DC voltage gain larger than 80 d B  are  
feasible. The input range exceeds the supply rails, whereas the 
output range reaches the rails within 130 mV. 
I. INTRODUCrION 
In this paper a low voltage two stage CMOS Op Amp is 
presented. The structure of the Op Amp is depicted in fig. 1. 
In order to obtain an input stage with a rail-to-rail input 
range, an n- and p-channel pair have to be driven in parallel. 
Without precautions the small signal transconductance (gm) of 
such a combination depends on the common input voltage 
because the differential pairs will cut off nearby one of the 
supply rails. This is an unwanted phenomenon as it prevents an 
optimal frequency compensation. A constant transconductance 
is realized by common input voltage dependent biasing of the 
input pairs using an MOS translinear (MTL) circuit [ I ] .  
Furthermore, offset differences between the n- and the p-pair 
and the fast transition between both pairs on and one pair on can 
result in a poor C M R R  [2]. An improvement of the CMRR is 
achieved by making the transition range as large as possible. 
Besides the parallel input pairs with constant gm circuit the 
input stage contains two cascode stages in parallel which drive 
the output transistors. 
An output stage which combines a rail-to-rail output range 
and- a low quiescent power consumption requires class AI3 
controlled output transistors in a common-source 
configuration. The output stage presented in this paper employs 
an MTL circuit in a local feedback loop so as to ensure 
class AB operation and to prevent the output transistors from 
switching off. This has to be avoided because it will deteriorate 
the HF behaviour and the step response. Unlike other solutions, 
e.g. [3], this feedback circuit does not contain a n y  transistors 
that may cut off. The feedback circuit senses the currents 
through the output transistors and drives a differential pair 
(Mdl/Md2) which in turn controls the voltages at the gates of the 
output transistors (fig. 1). 
II. A CONSTANT-& INPUT STAGE 
An input stage with a constant transconductance and an 
improved C M R R  with input pairs operating in weak-inversion 
has been presented previously [2 ] .  However, input pairs in 
weak-inversion often have the drawback of a smaller 
transconductance which results in a lower cut-off frequency. 
The input stage presented in this paper therefore employs input 
pairs operating in strong-inversion. A constant trans- 
conductance in strong-inversion requires the following relation 
between the tail currents Is,  and Is, of the differential pairs: 
-+ Ilk'p(,D= constant ( 1 )  
W with: k' = JJ, Cox - L 
Assuming that KP = k'n this relation becomes: 
-t %= constant ( 2 )  
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Fig. 1. The structure of the realized Op Amp. 
A circuit that forces this relation is shown in fig. 2. The 
transistors Mi, M2, M3 and M4 are connected in an MOS 
translinear loop [ 13 and the following relation between the drain 
currents can be derived: 
K+G=G+G (3) 
Therefore, equation (2) is satisfied. The actual value of Isn and 
Isp are defined by a second condition, which is forced by the 
differential pair MsM6 and a current mirror: 
I j p  - Zsn = 4aI0  (4) 
with: -1 I a I 1 
The factor a is dependent on the differential input voltage of 
the differential pair Ms/M6, and thus on the common-mode 
input voltage of the complete Op Amp. Note that I,, - I,, never 
exceeds the value 410, whch is the tail-current of the 
differential pair M 5 M .  The transition range can be adjusted by 
choosing the aspect ratios of M5 and M6. 
Instead of forcing the difference rsP-ls,, into the translinear 
loop, we could also sense Isn and use the translinear circuit to 
create Isp (or vice versa) [4]. However, a problem arises when 
Isn becomes very small. Transistor M3 will then start to operate 
in weak inversion resulting in a much lower gate-source voltage 
than expected. The gate-source voltage of Mi will now become 
too large and as a result Isp will also be too large. This problem 
does not occur in the presented solution because Ksp-Isn is 
limited to 410 (4). In the final realization the input pairs are 
partly split (fig. 1) to enable the feedback circuit to control the 
gates of the output transistors seperately. 
111. A CLASS AB OUTPUT STAGE 
The purpose of the class AB control circuit is to prevent the 
output transistors or any other transitors in the circuit from 
switchmg off, as this would deteriorate the step response of the 
stage. If the drain current of the n-channel output transistor ( I n )  
becomes very large the current through the p-type output 
transistor ( Ip )  has to be limited to a minimum value (Zmin) and 
vice versa. The computer program MTLPLOT [5] was used to 
find the following equation, that can be implemented in an 
MTL circuit: 
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Fig. 2. The constant-gm input stage. 
Figure 4 shows a plot of the resulting relation I p  versus In. An 
implementation of equation (5) prevents the output transistors 
as well as any transistor in the feedback circuit from switching 
off. 
An output stage using an MTL loop based on equation (5) is 
depicted in fig. 3. The actual MTL loop is formed by Mol, M02, 
MO3 and Mo4. If the loop is in equilibrium (i.e. the loop equation 
(5) is valid) then the differential input voltage of the differential 
pair Mdi/Md2 will be zero. If In or I p  becomes smaller than Imjn,  
which does not agree with the loop equation (5), V2 will become 
largerthan Vi. The differential pairMdi/M& is connected to the 
cascode stage in such a way that this will result in larger 
gate-source voltages of the output transistors and the 
equilibrium will be restored. 
Iv. SIMULATION AND MEASUREMENT RESULTS 
A two stage Op Amp using the above mentioned stages has 
been simulated and will be realized in our semi-custom CMOS 
process with minimum channel lengths of 1 O p m  and threshold 
voltages of 0.63V (n-channel transistors) and -0.77V 
(p-channel transistors). Simulations show that the 
transconductance of the input stage is constant within 5%. 
The complete Op Amp was frequency compensated using 
four Miller capacitors as is shown in fig. I .  The specifications 
of the complete Op Amp are shown in table 1 .  The unity gain 
frequency of 550 kHz is mainly limited by the minimum 
channel lengths used (10 pm). 
v. CONCLUSIONS 
An Op Amp has been realized with a unity gain frequency of 
550 kHz which is limited because of the minimum channel 
lengths of l o p .  The Op Amp contains a constant-gm input 
Fig. 3. The class AB  output stage. 
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GBW 
I 
550 kH2 
PM 
Min. supply voltage 
Total supply current 
65' 
<2.5 V 
650 pA 
I DC-gain I > 80 dB I 
I Input voltage range I exceeds VSS and Vdd I 
I Output voltage range I vsS+o. 1 3 v . . . v d d - 0 . 1 3 ~  I 
Table 1. Specijkations of the complete Op Amp. Fig. 4. The relation between I p  and In resulting from (5). 
stage and the transconductance shows a deviation of less than 
5% throughout the input range. The class AB output stage 
prevents its transistors from cutting off. This improves the high 
frequency behaviour and the step response of the stage. [21 
I31 
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